

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the



## FSL176MRT Green-Mode Fairchild Power Switch (FPS<sup>™</sup>)

#### Features

- Advanced Soft Burst-Mode Operation for Low Standby Power and Low Audible Noise
- Random Frequency Fluctuation for Low EMI
- Pulse-by-Pulse Current Limit
- Various Protection Functions: Overload Protection (OLP), Over-Voltage Protection (OVP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdown (TSD) with Hysteresis, Output-Short Protection (OSP), and Under-Voltage Lockout (UVLO) with Hysteresis
- Low Operating Current (0.4mA) in Burst Mode
- Internal Startup Circuit
- Internal High-Voltage SenseFET: 650V
- Built-in Soft-Start: 15ms
- Auto-Restart Mode

#### Applications

Power Supply for LCD Monitor, STB, and **DVD** Combination

#### **Ordering Information**

#### Output Power Table<sup>(2)</sup> Operating $\textbf{230V}_{\text{AC}}~ \textbf{\pm15\%}^{(3)}$ Current R<sub>DS(ON)</sub> 85~265V<sub>AC</sub> Replaces Part Number Package Junction Limit (Max.) Device Temperature Open Open Adapter<sup>(4)</sup> Adapter<sup>(4)</sup> Frame<sup>(5)</sup> Frame<sup>(5)</sup> TO-220 6-Lead<sup>(1)</sup> -40°C ~ FSL176MRTUDTU 3.50A 80W 90W 70W FSGM0765R 1.6Ω 48W +125°C U-Forming


#### Notes:

- Pb-free package per JEDEC J-STD-020B. 1.
- 2. The junction temperature can limit the maximum output power.
- 3.  $230V_{AC}$  or  $100/115V_{AC}$  with voltage doubler.
- 4. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient temperature.
- 5 Maximum practical continuous power in an open-frame design at 50°C ambient temperature.

#### Description

The FSL176MRT is an integrated Pulse Width Modulation (PWM) controller and SenseFET specifically designed for offline Switched-Mode Power Supplies (SMPS) with minimal external components. The PWM controller includes an integrated fixed-frequency oscillator, Under-Voltage Lockout (UVLO), Leading-Edge Blanking (LEB), optimized gate driver, internal soft-start, temperature-compensated precise current sources for loop compensation, and self-protection circuitry. Compared with a discrete MOSFET and PWM controller solution, the FSL176MRT can reduce total cost, component count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a basic platform for cost-effective design of a flyback converter.

w	ww.fa	airch	nildse	emi.cc



# Pin Configuration

FSL176MRT

Figure 3. Pin Configuration (Top View)

6. V<sub>STR</sub> 5. NC 4. FB 3. V<sub>CC</sub>

2. GND

1. Drain

٦

#### **Pin Definitions**

Pin #	Name	Description
1	Drain	SenseFET Drain. High-voltage power SenseFET drain connection.
2	GND	Ground. This pin is the control ground and the SenseFET source.
3	V <sub>CC</sub>	<b>Power Supply</b> . This pin is the positive supply input, which provides the internal operating current for both startup and steady-state operation.
4	FB	<b>Feedback</b> . This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. If the voltage of this pin reaches 7V, the overload protection triggers, which shuts down the FPS.
5	NC	No Connection
6	V <sub>STR</sub>	<b>Startup</b> . This pin is connected directly, or through a resistor, to the high-voltage DC link. At startup, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the $V_{CC}$ pin. Once $V_{CC}$ reaches 12V, the internal current source ( $I_{CH}$ ) is disabled.

3

FSL176MRT — Green-Mode Fairchild Power Switch (FPS™)

#### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter			Max.	Unit
V <sub>STR</sub>	V <sub>STR</sub> Pin Voltage				650	V
V <sub>DS</sub>	Drain Pin Voltage				650	V
V <sub>CC</sub>	V <sub>CC</sub> Pin Voltage				26	V
V <sub>FB</sub>	Feedback Pin Voltage			-0.3	12.0	V
I <sub>DM</sub>	Drain Current Pulsed				12.8	А
	Τ <sub>c</sub> =25°C				6.4	А
I <sub>DS</sub>	Continuous Switching	Continuous Switching Drain Current <sup>(6)</sup> $T_c=100^{\circ}C$			4.0	А
E <sub>AS</sub>	Single Pulsed Avalance	he Energy <sup>(7)</sup>	i i i i i i i i i i i i i i i i i i i		390	mJ
PD	Total Power Dissipation	Total Power Dissipation (T <sub>C</sub> =25°C) <sup>(8)</sup>			50	W
-	Maximum Junction Te	mperature			150	°C
TJ	Operating Junction Temperature <sup>(9)</sup>			-40	+125	°C
T <sub>STG</sub>	Storage Temperature			-55	+150	°C
	Electrostatic	Human Body Mode	el, JESD22-A114		4.5	kV
ESD	Discharge Capability	Charged Device M	odel, JESD22-C101		2.0	

Notes:

 Repetitive peak switching current when the inductive load is assumed: Limited by maximum duty (D<sub>MAX</sub>=0.74) and junction temperature (see Figure 4.).

7. L=45mH, starting  $T_J$ =25°C.

- 8. Infinite cooling condition (refer to the SEMI G30-88).
- 9. Although this parameter guarantees IC operation, it does not guarantee all electrical characteristics.




Figure 4. Repetitive Peak Switching Current

#### **Thermal Impedance**

 $T_A$ =25°C unless otherwise specified.

Symbol	Parameter	Value	Unit
θ <sub>JA</sub>	Junction-to-Ambient Thermal Impedance <sup>(10)</sup>	63.5	°C/W
θ <sub>JC</sub>	Junction-to-Case Thermal Impedance <sup>(11)</sup>	2.5	°C/W

Notes:

10. Free standing without heat sink under natural convection condition, per JEDEC 51-2 and 1-10.

11. Infinite cooling condition per Mil Std. 883C method 1012.1.

### **Electrical Characteristics**

 $T_J$  = 25°C unless otherwise specified.

Symbol	Pa	rameter	Conditions	Min.	Тур.	Max.	Unit
SenseFET S	Section						
BV <sub>DSS</sub>	Drain-Source B	reakdown Voltage	$V_{CC} = 0V, I_{D} = 250 \mu A$	650			V
I <sub>DSS</sub>	Zero-Gate-Volta	age Drain Current	V <sub>DS</sub> = 520V, T <sub>A</sub> = 125°C			250	μA
R <sub>DS(ON)</sub>	Drain-Source C	n-State Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =1A		1.3	1.6	Ω
C <sub>ISS</sub>	Input Capacitar	nce <sup>(12)</sup>	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, f=1MHz		674		pF
C <sub>OSS</sub>	Output Capacita		$V_{DS}$ = 25V, $V_{GS}$ = 0V, f=1MHz		93		pF
t <sub>r</sub>	Rise Time		$V_{DS}$ = 325V, $I_{D}$ = 4A, $R_{G}$ =25 $\Omega$		30		ns
t <sub>f</sub>	Fall Time		$V_{DS}$ = 325V, $I_{D}$ = 4A, $R_{G}$ =25 $\Omega$		26		ns
t <sub>d(on)</sub>	Turn-On Delay		$V_{DS}$ = 325V, $I_{D}$ = 4A, $R_{G}$ =25 $\Omega$		16		ns
t <sub>d(off)</sub>	Turn-Off Delay		$V_{DS}$ = 325V, $I_{D}$ = 4A, $R_{G}$ = 25 $\Omega$		39		ns
Control Sec	ction						
f <sub>S</sub>	Switching Frequency <sup>(12)</sup>		V <sub>CC</sub> = 14V, V <sub>FB</sub> = 4V	61	67	73	kHz
$\Delta f_S$	Switching Frequ	uency Variation <sup>(12)</sup>	−25°C < T <sub>J</sub> < 125°C		±5	±10	%
D <sub>MAX</sub>	Maximum Duty		V <sub>CC</sub> = 14V, V <sub>FB</sub> = 4V	61	67	73	%
D <sub>MIN</sub>	Minimum Duty Ratio		V <sub>CC</sub> = 14V, V <sub>FB</sub> = 0V				%
I <sub>FB</sub>	Feedback Source Current		V <sub>FB</sub> =0V	65	90	115	μA
V <sub>START</sub>			V <sub>FB</sub> = 0V, V <sub>CC</sub> Sweep	11	12	13	V
V <sub>STOP</sub>	UVLO Threshold Voltage		After Turn-On, V <sub>FB</sub> = 0V	7.0	7.5	8.0	V
t <sub>S/S</sub>	Internal Soft-Sta	art Time	V <sub>STR</sub> = 40V, V <sub>CC</sub> Sweep		15		ms
Burst-Mode	e Section						
V <sub>BURH</sub>				0.39	0.45	0.51	V
V <sub>BURL</sub>	Burst-Mode Vol	tage	V <sub>CC</sub> = 14V, V <sub>FB</sub> Sweep	0.26	0.30	0.34	V
V <sub>Hys</sub>					150		mV
Protection	Section						
I <sub>LIM</sub>	Peak Drain Cur	rent Limit	di/dt = 300mA/µs	3.15	3.50	3.85	Α
V <sub>SD</sub>	Shutdown Feed		V <sub>CC</sub> = 14V, V <sub>FB</sub> Sweep	6.45	7.00	7.55	V
IDELAY	Shutdown Dela	-	$V_{CC} = 14V, V_{FB} = 4V$	1.2	2.0	2.8	μA
t <sub>LEB</sub>		Blanking Time <sup>(12)(14)</sup>	· · · ·		300		ns
V <sub>OVP</sub>	Over-Voltage P		V <sub>CC</sub> Sweep	23.0	24.5	26.0	V
t <sub>OSP</sub>		Threshold Time		0.7	1.0	1.3	μS
V <sub>OSP</sub>	Output-Short Protection <sup>(12)</sup>	Threshold V <sub>FB</sub>	OSP Triggered when t <sub>ON</sub> <t<sub>OSP &amp; V<sub>FB</sub>&gt;V<sub>OSP</sub></t<sub>	1.8	2.0	2.2	V
		V <sub>FB</sub> Blanking Time	(Lasts Longer than t <sub>OSP_FB</sub> )	2.0	2.5	3.0	μS
LOSP FR	1						
t <sub>OSP_FB</sub> TSD		own Temperature <sup>(12)</sup>	Shutdown Temperature	130	140	150	°C

Continued on the following page...

#### Electrical Characteristics (Continued)

 $T_J$  = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
Total Devic	Total Device Section						
I <sub>OP</sub>	Operating Supply Current, (Control Part in Burst Mode)	V <sub>CC</sub> = 14V, V <sub>FB</sub> = 0V	0.3	0.4	0.5	mA	
I <sub>OPS</sub>	Operating Switching Current, (Control Part and SenseFET Part)	V <sub>CC</sub> = 14V, V <sub>FB</sub> = 2V	1.1	1.5	1.9	mA	
I <sub>START</sub>	Start Current	$V_{CC}$ =11V (Before $V_{CC}$ Reaches $V_{START}$ )	85	120	155	μA	
I <sub>CH</sub>	Startup Charging Current	$V_{CC} = V_{FB} = 0V, V_{STR} = 40V$	0.7	1.0	1.3	mA	
V <sub>STR</sub>	Minimum $V_{STR}$ Supply Voltage	$V_{CC} = V_{FB} = 0V, V_{STR}$ Sweep		26		V	

Notes:

12. Although these parameters are guaranteed, they are not 100% tested in production.

13. Average value.

14. t<sub>LEB</sub> includes gate turn-on time.

## Comparison of FSGM0765R and FSL176MRT

Function	FSGM0765R	FSL176MRT	Advantages of FSL176MRT
Random Frequency Fluctuation		Built-in	Low EMI
Operating Current	1.6mA	0.4mA	Very low standby power




Figure 7. Startup Charging Current (I<sub>CH</sub>) vs. T<sub>A</sub>




Figure 9. Feedback Source Current (I<sub>FB</sub>) vs. T<sub>A</sub>

Figure 8. Peak Drain Current Limit (I<sub>LIM</sub>) vs. T<sub>A</sub>





Figure 10. Shutdown Delay Current (I<sub>DELAY</sub>) vs. T<sub>A</sub>



#### **Functional Description**

**1. Startup:** At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor ( $C_{Vcc}$ ) connected to the  $V_{CC}$  pin, as illustrated in Figure 17. When  $V_{CC}$  reaches 12V, the FSL176MRT begins switching and the internal high-voltage current source is disabled. The FSL176MRT continues normal switching operation and the power is supplied from the auxiliary transformer winding unless  $V_{CC}$  goes below the stop voltage of 7.5V.





Figure 17. Startup Block

**2. Soft-Start**: The internal soft-start circuit increases the PWM comparator inverting input voltage, together with the SenseFET current, slowly after startup. The typical soft-start time is 15ms. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. This helps prevent transformer saturation and reduces stress on the secondary diode during startup.

**3. Feedback Control**: This device employs currentmode control, as shown in Figure 18. An opto-coupler (such as the FOD817) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the  $R_{SENSE}$  resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, pulling down the feedback voltage and reducing drain current. This typically occurs when the input voltage is increased or the output load is decreased.

**3.1 Pulse-by-Pulse Current Limit**: Because currentmode control is employed, the peak current through the SenseFET is limited by the inverting input of the PWM comparator ( $V_{FB}^*$ ), as shown in Figure 18. Assuming that the 90µA current source flows only through the internal resistor ( $3R + R = 27k\Omega$ ), the cathode voltage of diode D2 is about 2.5V. Since D1 is blocked when the feedback voltage ( $V_{FB}$ ) exceeds 2.5V, the maximum voltage of the cathode of D2 is clamped at this voltage. Therefore, the peak value of the current through the SenseFET is limited.

**3.2 Leading-Edge Blanking (LEB)**: At the instant the internal SenseFET is turned on, a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R<sub>SENSE</sub> resistor leads to incorrect feedback operation in the current-mode PWM control. To counter this effect, the FSL176MRT employs a leading-edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for  $t_{LEB}$  (300ns) after the SenseFET is turned on.



4. Protection Circuits: The FSL176MRT has several self-protective functions, such as Overload Protection (OLP), Abnormal Over-Current Protection (AOCP), Output-Short Protection (OSP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD). All the protections are implemented as auto-restart. Once a fault condition is detected, switching is terminated and the SenseFET remains off. This causes  $V_{CC}$  to fall. When V<sub>CC</sub> falls to the Under-Voltage Lockout (UVLO) stop voltage of 7.5V, the protection is reset and the startup circuit charges the  $V_{CC}$  capacitor. When  $V_{CC}$ reaches the start voltage of 12.0V, the FSL176MRT resumes normal operation. If the fault condition is not removed, the SenseFET remains off and  $V_{CC}$  drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, the reliability is improved without increasing cost.





Figure 19. Auto-Restart Protection Waveforms

4.1 Overload Protection (OLP): Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. However, when the SMPS is in normal operation, the overload protection circuit can be triggered during load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current-limit capability, the maximum peak current through the SenseFET is limited and, therefore, the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage (V<sub>OUT</sub>) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage ( $V_{EB}$ ). If V<sub>FB</sub> exceeds 2.5V, D1 is blocked and the 2.0µA current source starts to charge C<sub>FB</sub> slowly up. In this condition, V<sub>FB</sub> continues increasing until it reaches 7.0V, when the switching operation is terminated, as shown in Figure 20. The delay for shutdown is the time required to charge  $C_{FB}$  from 2.5V to 7.0V with 2.0 $\mu$ A. A 25 ~ 50ms delay is typical. This protection is implemented in auto-restart mode.



4.2 Abnormal Over-Current Protection (AOCP): When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high di/dt can flow through the SenseFET during the minimum turn-on time. Overload protection is not enough to protect the FSL176MRT in that abnormal case; since severe current stress is imposed on the SenseFET until OLP is triggered. The FSL176MRT internal AOCP circuit is shown in Figure 21. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the S-R latch, resulting in the shutdown of the SMPS.




Figure 21. Abnormal Over-Current Protection

**4.3. Output-Short Protection (OSP)**: If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the minimum turnon time. Such a steep current brings high-voltage stress on the drain of the SenseFET when turned off. To protect the device from this abnormal condition, OSP is included. It is comprised of detecting V<sub>FB</sub> and SenseFET turn-on time. When the V<sub>FB</sub> is higher than 2.0V and the SenseFET turn-on time is lower than 1.0µs, the FSL176MRT recognizes this condition as an abnormal error and shuts down PWM switching until V<sub>CC</sub> reaches V<sub>START</sub> again. An abnormal condition output short is shown in Figure 22.





Figure 22. Output-Short Protection


4.4 Over-Voltage Protection (OVP): If the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then V<sub>FB</sub> climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is triggered. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection is triggered, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. In general, the V<sub>CC</sub> is proportional to the output voltage and the FSL176MRT uses V<sub>CC</sub> instead of directly monitoring the output voltage. If V<sub>CC</sub> exceeds 24.5V, an OVP circuit is triggered, resulting in the termination of the switching operation. To avoid undesired activation of OVP during normal operation, V<sub>CC</sub> should be designed to be below 24.5V.

**4.5 Thermal Shutdown (TSD)**: The SenseFET and the control IC on a die in one package makes it easier for the control IC to detect high temperature of the SenseFET. If the temperature exceeds ~140°C, the thermal shutdown is triggered and stops operation. The FSL176MRT operates in auto-restart mode until the temperature decreases to around 75°C, when normal operation resumes.

**5.** Soft Burst-Mode Operation: To minimize power dissipation in Standby Mode, the FSL176MRT enters Burst-Mode operation. As the load decreases, the feedback voltage decreases. The device automatically enters Burst Mode when the feedback voltage drops below  $V_{BURL}$  (300mV), as shown in Figure 23. At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes  $V_{BURH}$  (450mV), switching resumes. The feedback voltage then falls and the process repeats. Burst Mode alternately enables and disables switching of the SenseFET, reducing switching loss in Standby Mode.



**6. Random Frequency Fluctuation (RFF)**: Fluctuating switching frequency of an SMPS can reduce EMI by spreading the energy over a wide frequency range. The amount of EMI reduction is directly related to the switching frequency variation, which is limited internally. The switching frequency is determined randomly by the external feedback voltage and an internal free-running oscillator at every switching instant. This random frequency fluctuation scatters the EMI noise around typical switching frequency (67kHz) effectively and can reduce the cost of the input filter included to meet the EMI requirements (e.g. EN55022).




FSL176MRT — Green-Mode Fairchild Power Switch (FPS™)

### **Typical Application Circuit**

Application	Input Voltage	Rated Output	Rated Power	
LCD Monitor	95 - 2651/	5.0V (3A)	C 4)M	
Power Supply	85 ~ 265V <sub>AC</sub>	14.0V (3.5A)	- 64W	

#### **Key Design Notes:**

- 1. The delay for overload protection (OLP) is designed to be about 30ms with C105 (8.2nF). OLP time between 39ms (12nF) and 46ms (15nF) is recommended.
- The SMD-type capacitor (C106) must be placed as close as possible to the V<sub>CC</sub> pin to avoid malfunction by abrupt pulsating noises and to improve ESD and surge immunity. Capacitance between 100nF and 220nF is recommended.





#### **Transformer Specification**

- Core: EER3019 (A<sub>e</sub>=134 mm<sup>2</sup>)
- Bobbin: EER3019




Figure 26. Transformer Specification


#### Table 1. Winding Specification

		Wire	Turne	Winding Mathed	Barrier Tape		
	Pin (S $\rightarrow$ F)	vvire	Turns	Winding Method	ТОР	вот	Ts
N <sub>p</sub> /2(BOT)	$3 \rightarrow 2$	0.4φ×1	18	Solenoid Winding		2.0mm	1
Insulation: Polyeste	er Tape t = 0.025m	nm, 2 Layers					
N <sub>5V</sub>	$7 \rightarrow 6$	0.4φ×3 (TIW)	3	Solenoid Winding		3.0mm	1
Insulation: Polyeste	er Tape t = 0.025m	nm, 2 Layers					
N <sub>a</sub>	$4 \rightarrow 5$	0.20φ×1	8	Solenoid Winding	4.0mm	3.0mm	1
Insulation: Polyeste	er Tape t = 0.025m	nm, 2 Layers					
N <sub>5V</sub>	8 → 6	0.4φ×3 (TIW)	3	Solenoid Winding		3.0mm	1
Insulation: Polyeste	er Tape t = 0.025m	nm, 2 Layers					
N <sub>14V</sub>	$10 \rightarrow 8$	0.4φ×3 (TIW)	5	Solenoid Winding			1
Insulation: Polyeste	er Tape t = 0.025m	nm, 2 Layers					
N <sub>p</sub> /2(TOP)	$2 \rightarrow 1$	0.4φ×1	18	Solenoid Winding		2.0mm	1
Insulation: Polyeste	er Tape t = 0.025m	nm, 2 Layers					

#### Table 2. Electrical Characteristics

	Pin	Specification	Remark
Inductance	1-3	465μH ±6%	67kHz, 1V
Leakage	1-3	10μH Maximum	Short all other pins

Part #	Value	Note	Part #	Value	Note	
	<u> </u>	Fuse	Capacitor			
F101	250V 3.15A		C101	220nF / 275V	Box (Pilkor)	
		NTC	C102	150nF/275V	Box (Pilkor)	
NTC101	5D-11	DSC	C103	120µF / 400V	Electrolytic (SamYoung	
	Resistor			3.3nF/630V	Film (Sehwa)	
R101	1.5MΩ, J	1W	C105	12nF / 100V	Film (Sehwa)	
R103	43kΩ, J	1W	C106	220nF	SMD (2012)	
R201	1kΩ, F	1/4W, 1%	C107	47µF / 50V	Electrolytic (SamYoung	
R202	1.2kΩ, F	1/4W, 1%	C201	1000µF / 25V	Electrolytic (SamYoung	
R203	18kΩ, F	1/4W, 1%	C202	1000µF / 25V	Electrolytic (SamYoung	
R204	8kΩ, F	1/4W, 1%	C203	1000µF / 25V	Electrolytic (SamYoung	
R205	8kΩ, F	1/4W, 1%	C204	2200µF / 10V	Electrolytic (SamYoung	
			C205	1000µF / 16V	Electrolytic (SamYoung	
			C206	1000µF / 16V	Electrolytic (SamYoung	
		IC	C207	100nF	SMD (2012)	
			C208	100nF	SMD (2012)	
SMPS	FSL176MRT	Fairchild Semiconductor	C301	4.7nF / Y2	Y-cap (Samhwa)	
IC201	KA431LZ	Fairchild Semiconductor		Induc	ctor	
IC301	FOD817B	Fairchild Semiconductor	LF101	20mH	Line Filter 0.5Ø	
		Diode	L201	5µH	5A Rating	
D101	1N4007	Vishay	L202	5µH	5A Rating	
D102	UF4004	Vishay		Transfo	ormer	
ZD101	1N4750	Vishay	T101	465µH		
D201	MBR20150CT	Fairchild Semiconductor				
D202	FYPF2006DN	Fairchild Semiconductor				
BD101	G3SBA60	Vishay				





SL176MRT

I

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC